Research Summary

Recent trends in deep-submicron very large-scale integration (VLSI) circuit technology have resulted in new requirements for algorithms in integrated circuit layout. Much of my work centers on new formulations that capture performance and density criteria in the physical layout phases of computer-aided design (CAD). Our results include near-optimal approximation algorithms for such computationally difficult problems as minimum-cost Steiner tree routing, low-skew clock networks, cost-radius tradeoffs, bounded-density trees, circuit probe testing, high-performing Elmore-based constructions, layout density control, and improved manufacturability.

Lorem ipsum dolor sit amet, consectetur adipisicing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.

Interests

  • Time, Money and Happiness
  • The Power of Story
  • Building Innovative Brands
  • Cultural Psychology
  • Emotions, Goals, and Health
  • computer-aided design

Laboratory Personel

David A. Doe

Postdoctoral fellow

+ Follow

James Doe

Postdoctoral fellow

+ Follow

Nadja Sriram

Postdoctoral fellow

+ Follow

Davide Doe

Research Assistant

+ Follow

Pauline Doe

Summer Intern

+ Follow

James Doe

Postdoctoral fellow

+ Follow

Great lab Personel!

Check soon for updates.

Check soon for updates.